Abstract-Carry Value Transformation (CVT) is one of the modified structures of Integral Value Transformations (IVTs) and coming under the category of discrete dynamical system. Earlier in [5] it has been proved that the addition of two nonnegative integers is equal to the addition of their CVT values and XOR values and is true in any base of the number system. In the present study, this phenomenon is extended to perform CVT and XOR operations for many non-negative integers in any base system. To achieve this both the definition of CVT and XOR are modified over the set of multiple integers instead of two. Also some important properties of these operations have been studied. With the help of cellular automata the adder circuit designed in [14] on using CVT-XOR recurrence formula is used to design a parallel adder circuit for multiple numbers in binary number system.
is defined as IV T p,1 j (X) = (f j (x n )f j (x n−1 )...f j (x 1 )) p = (m) 10 where X is a non-negative p-adic integer represented as X = (x n x n−1 ...x 1 ) p , m is a decimal number after conversion from its corresponding p-adic number and the rule number f i is a local mapping defined from the set {0, 1, 2, 3, ..., p − 1} to itself. Here j is also a decimal number of the p-adic string in the truth table representation of the local map.
For example, when p = 3, k = 1 and say X = (14) 10 = (112) 3 and for the two different rule numbers 5 and 16 shown in TABLE I, the IV T s are calculated as IV T Similarly, k-dimensional IV T s can be defined. (Sometimes the symbol β is used instead of p as base of the number system) Carry Value Transformation (CVT) which was initially defined in the year 2008 [3] , later developed and elaborated in [4, 5] became a special case of IV T p,k j (X, Y ) when p = 2, k = 2 and j = 8 along with a 0 padded in the LSB position of the output binary string. Thus CV T is a two dimensional, rule 8, binary IV T with a 0 padded in it where as XOR is simply a two dimensional rule 6 binary IV T as shown in TABLE II.   TABLE II TRUTH TABLE OF TWO 2-VARIABLE TERNARY  (BASE-3 Carry Value Transformations were studied in [3] for producing self-similar fractal whose dimension is exactly same as the dimension of the Sierpinski triangle and structure very similar to it. Further they have shown that CV T can also be used to produce many periodic and chaotic patterns. Also, analytical and algebraic properties of CVT were studied in [3] . Different fractals having dimension in between 1 and 2 were studied in [4] . Two most important properties of CV T and Modied Carry Value Transformation (MCVT) were studied in [5] . Where It has been shown that (1) if X and Y are two non-negative integers then their sum is equal to their CVT and XOR values i.e.
and not only binary this is a recursive scheme and is valid even if X and Y are expressed using any base (2) in case of binary, the number of iterations leading to either CV T = 0 or XOR = 0 does not exceed the maximum of the lengths of the two numbers X and Y both expressed in binary i.e. the convergence property of CV T , XOR and MCV T were also discussed.
Other IVTs called Extreme Value Transformation (EVT) [4] , 2− Variable Boolean Operation (2-VBO) [5] are also defined and are used to manipulate binary strings. Its application in the formation of patterns [4, 7] , solving Round Rabin Tournament problem [8] , mathematical genomics [16] etc. are also studied. The Collatz-like IVTs which converges to zero (a fixed point) are rigorously discussed in [7, 15] . Previously designed adder circuits [9, 10, 11, 12] are combinational in nature and their hardware complexity depends on number of logic gates used in the circuit and the associated gate delays. In line with this, Cellular Automata Machines (CAMs) [13] were studied in [14] , for efficient hardware design of some basic arithmetic operations like addition, subtraction, multiplication and division. The complexity of these circuits does not depend on the gate delays rather depends on number of clock cycles required to complete the computation.
The paper is organized in the following way: In section II some of the preliminary concepts on CV T and XOR operation of two numbers in binary domain is highlighted (also, thoroughly elaborated in [3] ). In section III we have discussed the CV T and XOR operations of many numbers in any base system and studied some of its important properties. In section IV a parallel architecture for multi number addition in binary number system has been proposed. In Section V conclusion for this article along with some future research planning have been added.
II. CARRY VALUE TRANSFORMATION
The carry or overflow bits are usually generated at the time of addition between two n-bit strings. In the usual addition process, carry value which is same as the bit wise ANDing operation, is always a single bit and if generated then it is added column wise with other bits and not necessarily save for further use. But the carry value defined in [3] are the usual carries generated bit wise and stored in their respective places as shown in TABLE III. The value 0 in the LSB position denotes there is no carry on the right. 
Thus the corresponding decimal value of the string of carry bits is always an even integer.
Precise form of CV T is a mapping defined as (B n × B n ) to B n where B n is the set of strings of length n on B = {0, 1} . More specifically, if
where c n = x n ∧ y n is an n + 1 bit strings, belonging to set of non-negative integers and can be computed bit wise by logical AND operation followed by a 0 which denotes no carry is generated in the LSB at the time of addition procedure. 10 . Figure 1 shows the circuit diagram of CAM used for performing addition of two 4-bit numbers [14] . This CAM is based on a recurrence relation
which has been proved to be valid for any base system [5] . In case of 11 and 13, the successive CVT and XOR value are calculated and recursively added and shown as: 11 + 13 = 18 + 6 = 4 + 20 = 16 + 8 = 0 + 24 and in this case the recurrence relation requires 3 iterations to compute the sum. It can be noted that instead of 11 and 13 if one selects 18 and 6 the iteration required is 2 and for pairs 4 and 20 it takes one iteration to get the final sum 24. Thus the number of iteration to obtain the sum completely depends on the binary pattern of two integers supplied to the adder circuit. Therefore in a large scale computation the average circuit complexity varies on the distribution of integer pairs given to the circuit. This CAM is used to design an adder circuit for multiple numbers in binary number system and proposed in section IV.
III. CVT AND XOR OPERATIONS OF MANY NUMBERS
IN ANY BASE SYSTEM Definition: For any number system (say in base β), XOR and CV T of K non-negative integers is defined as follows: X 2 , X 3 , . .., X K and each are represented using n number of bits)
Note: In general, C i result may not be in base β system but the decimal conversion of (C n , C n−1 , ...,
is same as the method from base β to base 10.
Theorem 1. The recurrence relation in equation (1) is also valid for many numbers in any base system. That is X
The proof of the above theorem can be similarly seen by extending the proof in [5] . 
Illustration 2. Suppose in ternary number system (i.e. β = 3) CV T and XOR operation of decimal numbers

A. Important Corollaries in any Base System
Following two important Corollaries i.e. Corollary 1 and Corollary 2 are trivially obtained from the definitions of CVT and XOR operations for any base system and for arbitrary K numbers.
Corollary
2.
Similarly from CVT definition, C i = {0, 1, 2... 
B. Important Properties of Multi Numbers CVT and XOR Operations in Binary Number System 1) CVT-Property:
Illustration 6. For base β = 2 and let X = 3(11), K=3 CV T (3, 3, 3, 3) = CV T (11, 11, 11, 11) = (220) 2 = (12
2) XOR-Property: 
Illustration 10. For base β = 2 and let X = 3(11), K=2 XOR(3, 3, 3) = XOR (11, 11, 11) 
IV. PROPOSED ADDER CIRCUIT FOR MULTIPLE NUMBERS IN BINARY NUMBER SYSTEM
The Figure 2 shows the circuit design for K(= 16) 4-bit numbers using CAMs. Where K − 1 CAMs are required. For each CAM internal circuit design is throughly elaborated in [14] and also shown in Figure 1 . Only difference is that number of inputs for each CAM is increased by 1 from first level to onwards. Initially in first level, Figure 2 Circuit diagram for performing addition of sixteen 4-bit numbers in parallel using 15 CAMs computation is performed on 8 CAMs for two numbers pairwise (x 1 , x 2 ), (x 3 , x 4 ), ..., (x 15 , x 16 ) in parallel. Output from each 8 CAMs are forwarded to the 4 second level CAMs and so on. Worst case time complexity of parallel CAMs: Let, n = all K integers are represented using n number of bits; l = number of levels in circuit diagram, where l = log 2 K and T C = Total worst case time complexity of parallel CAMs. In the proposed CAMs, maximum delay in first level is n+1 unit (1 unit may be required for testing either CVT=0 or XOR=0), in second level is n + 2 unit i.e. increased by 1 unit in each level and so on up-to last level. Therefore, T C = {(n + 1) + (n + 2) + · · · + (n + l)}.
From Figure 2 , (where K = 16, n = 4 and l = 4) maximum delay or worst case time complexity is (4 + 1) + (4 + 2) + (4 + 3) + (4 + 4) = 26 unit to perform addition of 16 integers.
V. CONCLUSION
Here we have seen how to perform the Multi-Number CV T and XOR Operation in any base system. Some important properties of these operations are highlighted both in any base and binary number system. The implementations of this multi number arithmetic operations in binary system using parallel adder circuit has been proposed. In this context another parallel adder circuit design can be performed on using recurrence relation where lesser number of CAMs are required compare to the circuit design shown in Figure 2 . Further in future, we are trying to extend the CVT and XOR operations for fractional numbers and its significant properties.
